

Please type a plus sign (+) inside this box → +


PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0851-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)		Complete if Known Application Number: <u>TBA 10/617737</u> Filing Date: <u>Herewith</u> First Named Inventor: <u>Takashi OHSAWA</u> Group Art Unit: <u>Unknown 2815</u> Examiner Name: <u>Unknown A. Wilson</u> Attorney Docket Number: <u>002372.00045</u>	
Sheet	1	of	1

U.S. PATENT DOCUMENTS						
Examiner Initials *	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			
<u>one</u>		5,506,436		Hayashi et al.	04-1996	
<u>1</u>		5,567,959		Mineji	10-1996	
<u>a. de</u>		2002-0051378	A1	Ohsawa	05-02-02	
		2002-0034855	A1	Horiguchi	03-21-02	

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ₈
		Office ³	Number ⁴	Kind Code ⁵ (if known)				
		JP	03-171768		Sakui	07-25-91		Abst
		JP	07-30001	A	Oda et al.	01-1995		

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
<u>one</u>		G. VINCENT, et al., "Electric field effect on the thermal emission of traps in semiconductor junctions", 1979 American Institute of Physics, pp. 5484-5487	
<u>1</u>		J. LEISS, et al., "dRAM Design Using the Taper-Isolated Dynamic RAM Cell", IEEE Transactions on Electron Devices, Vol. ED-29, No. 4, April 1982, pp. 707-714	
<u>1</u>		M. TACK, et al., "The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures", IEEE Transactions on Electron Devices, Vol. 37, No. 5, May 1990, pp. 1373-1382	
<u>1</u>		H. WANN, et al., "A Capacitorless DRAM Cell on SOI Substrate", 1993 IEEE, pp. 635-638	
<u>one</u>		P. CHATTERJEE, et al., "Memory Technology", Digest of Technical Papers, February 1979, pp. 22-23	

Examiner Signature	<u>A. Wilson</u>	Date Considered	<u>9/2/04</u>
-----------------------	------------------	--------------------	---------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.